We are interested in understanding the plasma
etching mechanism, which includes plasma phase chemistry, plasma-surface
reactions, and surface reactions. We specialize in studying etch processes of
non-conventional thin-film materials such as copper, indium tin oxide, metal
oxides, a-Si:H, SiNx, and SiGex,
for future generations of VLSI, TFT, and other
microelectronics or opto-electronics. High
temperature RIE is a powerful method that has the advantages of a simple
reactor design and being easy to transfer to accommodate large substrates (e.g.
12" for VLSI and 1m x 1m for TFT LCDs). Some examples of recent results
are shown as follows. For more detailed information, please see the Publications List.
|
|
Liu & Kuo, ECS Plasma XV proc. 2003.
|
Kuo, et
al, JKPS,
2005
|
HCl Exposed Cu – no plasma
|
HCl Plasma Exposed Cu
|
|
|
Cu film grain size and
resistivity change with temperature
|
CuClx formation and Cu
conversion rates vs. temperature
|
Isothermal EM test (a) resistance and (b)
temperature vs. time during.
Cumulative failure distribution of flat Cu lines
- Reliability of Flexible
Electronics Application of Etched Cu Lines
|
|
(a) Cu line for EM test. (b) 3-point bending setup. (c) Bent Cu line
sample plate. |
Void distributions in (a) flat line and (b) bent line of EM at 350°C.
Cumulative failure distribution of bent Cu lines
Home, TFTs, High k Gate Dielectrics, Low k dielectrics, PECVD, Biochips, Laboratory, Publications, Activities, Presentations, Links